This paper presents high-efficiency high-gain 2.4 GHz power amplifiers (PAs) for wireless communications. Two class-B PAs are designed and verified in 0.13 µm CMOS mixed-signal/RF process provided by TSMC. The PAs employs cascode topologies with wideband multi-stage matchings. The singlestage cascode PA is designed for a high power added efficiency (PAE) of 35.4% while the gain is 20.4 dB over the -3 dBbandwidth between 2.4 GHz and 2.48 GHz. The two-stage cascode PA is targeted for a high gain of 37.7 dB while it exhibits a peak PAE of 24.1%. Supplied by 1.2 V supply voltages, the PAs consume DC powers of 4.5 mW and 9 mW, respectively.
Introduction *
In today's communication age, almost every portable device has some sort of transmitter and receiver allowing it to connect to a cellular network or available Wi-Fi networks. CMOS high-efficiency PAs are among the most challenging components in transmitter design for wireless communications, automotive radar and other applications. The main purpose of a PA design is to provide sufficiently high output power, while another very important target is to achieve high efficiency. There are several obstacles which make the implementations of a PA very difficult in CMOS technology. The use of submicron CMOS increases the difficulty of implementation due to technology limitations such as low breakdown voltage and poor _______ * Corresponding author. E-mail.: tanhvu@vnu.edu.vn https://doi.org/10.25073/2588-1086/vnucsce.151 transconductance. The linearity and power efficiency are lower than other technologies.However, with the trend of lower power transmitters in the next generation, implementation of CMOS PAs with good efficiencies are becoming realistic despite steadily declining field-effect transistor (FET) breakdown voltages. To improve the efficiency of the PAs, the trend is toward using class-B or class-AB topologies, which are more energy efficient compared to the class-A ones [2] .
In this paper, we are going to present the designs and simulations of two class-B 2.4 GHz PAs suitable for wireless communication standard including WiMAX, Bluetooth and Wifi. The paper is organized as follows. Section 2 presents fundamentals of power amplifiers. Section 3 introduces the architectures of the proposed class-B PAs including detailed descriptions of the circuit topologies. The simulation results are presented in section 4 and conclusions are given in the last section.
Poweramplifierbasics

PA block diagram
The general design concept of a PA is given in Fig. 1 . The two port network is applied in the design consisting of two matching networks that are used on both sides of the power transistor. Maximum gain will be realized when the matching networks provide a conjugate match between the source/load impedance and the transistor impedance [6] . Specifically, the matching networks transform the input and output impedance 0 Z to the source and load 
Classification of PAs
There are generally two types of PAs: the current source mode PAs and the switching mode PAs. Different kinds of each mode of PAs and their functional principles are introduced in detail in [4] . In a current source mode PA, the power device is regarded as a current source, which is controlled by the input signal. The most important current source mode PAs are class A, class B, class AB and class C. They differ from each other in the operating points. Fig. 2 illustrates the different classes of current source mode PAs in the transfer characteristic of a FET device. 
PA efficiency
Efficiency is a measure of performance of a PA. The performance of a PA will be better if its efficiency is higher, irrespective of its definition.
The PA is the most power-consuming block in a wireless transceiver. Its power efficiency has a direct impact on the battery life of mobile devices. Several definitions of efficiency are commonly used with PAs. Most widely used measures are the drain efficiency and power added efficiency. The drain efficiency is defined as
where OUT P is the RF output power at operating frequency and DC P the DC power consumption of the PA output stage. It reveals how efficient the PA is when it converts the power from DC to AC. The PAE is given by
where IN P is the input power fed to the PA and DC P the total DC power consumption of the PA. The PAE gets close to  if the gain of the PA is sufficient high so that the input power is negligible.
Design of 2.4 GHz class-B poweramplifiers
The PAs are designed using the TSMC 0.13µm CMOS mixed-signal/RF process. Its back end consists of 8 copper layers and a top aluminum redistribution layer (RDL). In order to increase the efficiency, the designed PAs are biased to operate as class-B PAs. Fig. 4 shows the complete circuit of the single-stage cascode PA with all component values are given in table 2. It includes an input matching network, a cascode amplifying stage and an output matching network. Apart from the capability to deliver more output power, the cascode stage alleviates the Miller effect and therefore presents wider bandwidth and better stability than common-source stage. Since PA can be stabilized by maximizing their reverse isolation, the cascode structure is employed in this design to further increase input-output reverse isolation and stability. For wideband input and output matching, multi-stage matchings using capacitors and inductors are adopted. The capacitors and inductors form 4th-order high-pass filters at input and output port. All of the capacitors also act as coupling capacitors while the DC bias voltages are applied across the inductors M for stabilization. The minimumloss cascade stabilizing resistor value is determined from the Smith chart by finding the constant resistance that is tangent to the appropriate stability circle [5] . 
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Two-Stage class-B cascode PA
The single-stage PA employs four on-chip inductors in the input and output matching network for bandwidth enhancement. These inductors occupy a very large area in the layout and are hard to adapt to finer pitch technology. For two-stage PA, each inductor is replaced by an equivalent transmission line (TL) for reducing chip area. Although for 2.4 GHz frequency band, the lengths of the TLs may be long. However, the long TLs can be folded for better area efficiency compared to the RF inductor counterparts.
The cross-view of the grounded coplanar wave-guide transmission line (GCPW-TL) is depicted in Fig. 5 . The GCPW-TL with a characteristic impedance of 0 Z of 50 Ω (the 50 Ω GCPW-TL) is used for shunt stubs of the input/output matching. Its signal line is composed of the RDL layer with a width of 9.5 µm. Ground (GND) walls composed of the 5th to 8th metal layers with a width of 2.7µm are placed on the both side of the signal line at the distance of 7µm. The GCPW-TL with characteristic impedance of 71 Ω (the 71ΩGCPW-TL) is used for the shunt stubs of the inter-stage matching network. The width of the top-layer signal line is 3.2 µm, and the GND wall placed at a distance of 7.3 µm from the signal line has the width of 1.8µm. The 2nd to 4th metal layers are meshed and stitched together with vias to form the GND plane. To realize cost-effective chips, area reduction is important. In order to reduce the area of the amplifier, the 71 Ω GCPW-TLs used in the inter-stage matching network are arranged regularly at narrow spacings, and the 71Ω GCPW-TLs themselves are designed to be narrow, thereby reducing the footprint.
Simulation results
Simulated results of the class-B PAs for TSMC 0.13 µm CMOS technology is achieved using the CADENCE design environment. Circuit design at high frequencies involves more detailed considerations than at lower frequencies when the effect of parasitic capacitances and inductances can impose serious constrains on achievable performance. The PA achieves a peak gain of 20.4 dB at 2.45 GHz while the reverse isolation is lower than -35 dB (not shown in the figure) . A high reverse isolation guarantees high stability for the PA. Fig. 8 and Fig. 9 show the drain efficiency and PAE versus input power, respectively. The designed PA obtains a peak drain efficiency of 36.6% at -10 dBm input power. S is less than 18  dB while 22 S is less than 15  dB over a -3 dB bandwidth from 2.4 GHz to 2.48 GHz. The PA achieves a high gain of 37.7 dB at 2.45 GHz while the reverse isolation is lower than -35 dB. Figure 10 . The simulated S-parameter of the designed two-stage PA. Fig. 11 and Fig. 12 show the drain efficiency and PAE versus input power, respectively. The peak drain efficiency drops to 25.4% corresponding to the peak PAE of 24.1% at -21 dBm input power. The IP1dB is -24.5 dBm. The two-stage PA consumes only 9 mW from a 1.2 V supply voltage. Table 4 summarizes the performance of the proposed PAs and compares them to other published designs operating in a similar frequency range. Both proposed PAs are unconditionally stable at all frequencies. 
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